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ABSTRACT
An advanced ten level five micron CMOS process was
designed. The process was modelled using SUPREM
II software to calculate doping profiles, junction
depths, and threshold voltages.
INTRODUCTION
Sortie of advantages of CMOS over other integrated circuit
technologies include lower power consumption, better noise
irrniunity, and higher packing density(1). A ten level
polysilicon self aligned gate CMOS process using an n-well
was designed. Self aligned gates reduce the cost of
processing and increase device performance by reducing the
number of masking steps and allowing smaller transistor
geometries while reducing parasitics. The use of an n-well
allows for optimization of the NMOS perforrnance(2) since the
NMQS device is built directly in the uniformly doped
substrate. As a result, the CMOS devices will be compatible
with current NMOS technology. Similarly, the threshold
voltage of the PMOS device can be tailored to specification
by selecting the doping for the n-well.
For a process using silver halide masks, it is possible to
produce a ten level five micron advanced poly-gate CMOS
process. The advantages of developing such a process
include the ability to build more complex circuits, and
perhaps fabricate circuits currently being built in
industry. The use of silver halide masks instead of chrome
limits the minimum critical dimension to five microns due to
the silver grain size, but is much more economical and
practical for a university environment.
To layout the general process, a series of cross—sectional
drawings of the device must be made. Figure 1 is an
illustration of the final device cross-section (see Appendi::<
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FIGURE 1.: Cros5_SectI0I~ of typical CMOS
Letters (A-E) indicate cross~5 tiona1
analyzed using SUPREM 50ftware.
The basic ~~qUireTh~~ts of the process were 1)
and PMOS threshold ~~ltageS, 2) heavilY
junction sourcedr’~’5~ and 3) high threshold
field rigiOfl.
To obtain miniflIUTTI power consulTipt ion and maximum noiSe
imniuflitY threshold voltages of the P and N channel FET must
be matched. The first step towards rnatching the threshold
voltages is jnsuriflQ the n-well is lightlY doped. A low
~hOSPh0r0u5 dose and long drive-in is requireth However,
the junctiofl depth shoUld not exceed eight microns 5ince the
lateral diffLt5i0I~ will affect packing density. For fine
tuning, a boron threshold adjust implant is included.
~dding p-type impurities to both N and F channels raises
both threshold ~~ltages, thus alloWiflQ their magnitudes to
~onverg~
ttue to the nature of the 5~~f_aligfled proce5s~ the N+
sourcedra~ receives both a p+ and N+ implant. As a
result, it becomes difficult to obtain the necessary heavilY
doped sourced~”5 A balance must be obtained such that
the F’+ implant is heavy enough to make a good sourcè_dra~n,
but not so heavy that it cannot be counter doped by the N+
implant. The high teniPerat~e anneal and drive-in are done
at the same time to rriaintain the shallow junction depths.
To prevent the ~0ssibilitY of f~rrning a parasitic chaflfl~
under a metal or polY run in the field regiofl, a thick field
oxide is grown. However, the thick oxide alone only raises
the threshold voltage slightly above the rail voltage. For
further protection against parasitic turn-on, a boron field
threshold adjustment implant is required. This increases
the p-type doping under the field regions and hence the
threshold voltage of the unwanted device.
DESIGN
Prior to modeling the process a rough estimate of final
junction depths, and doping concentrations are established.
Reference 3 served as a guide For choosing processing
parameter that would approach the desired result. These
values were then written into a SUPREM input file. Each
region (A-E) shown in Figure 1 must be modeled individually.
Given implant and high temperature oxide/drive—in parameters
SUPREM calculates doping profiles, junction depths, oxide
thicknesses and threshold voltages. E~ased on these
calculated values, previously estimated implant doses and
voltages, and oxide/drive-in/anneal times and temperatures
are adjusted. The above process is repeated until threshold
voltages are matched at approximately 1.5 volts,
source-drain surface concentrations approximately 1E19
atorris/cm2. with a junction depth of about 1 micron, and
threshold voltages in the field region of approximately 30
volts. The flowchart in Figure 2 illustrates this iterative
process.
FIGURE 2: Flowchart illustrating modelling process
RESULTS/DI9C~~ON
Table 1 summariZes the actual device 5pecifiCat10~~5 as
calculated by SUPREM (see AppendiX 2 for the detailed
~iniulatioflS)
REGION SURFACE TYPE JUNCTION THRESHOLD
(FROM FIG. 1) CONCENTRATION DEPTH VOLTAGE
(ATOMS/CM’3) (MICRON) (VOLTS)
N+ S/ti (B) 9.30E18 N 1.12 ——
F+ 5/0 (0) 7.30E18 P .88 ——
FIELD (C) 3.67E1é F —— 1 33.22
NMOS GATE (A) 2.79E1é. F -- 1.4€:
PMOS GATE (E) 1.39E15 N --
N—WELL 1..39E15 N 1 8.00 --
+ GATE OXIDE SOOA
+ FIELD OXIDE = 12000A
TABLE i: Summary oF device specificati0~
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FIGURE 3 SUPREM doping profile plots
Left - NMDS device (p-type material under gate)



















Gate oxide thickness and the doping profile under the gate
are the critical parameters in determining threshold
voltage. Figure 3 shows the doping profile under the gate
of both devices as calculated by SUPREM..
Before this process can be used in the RITs new factory
environment, it must be written in a production format. The
resulting process sheets contain step-by—step instructions
to be followed by the processing operators (see Appendix 3)..
Unfortunately, since information on the operation of the
iniplanter an CVD system are not yet available, the process
sheets only include the raw information (i.e. dose and
energy for implants, and film thicknesses for CVD).
Prior to processing, one should be aware that many of the
SUFREM calculations used to model this process are based on
internal default values that may not equal the actual values
obtained in lab. These include impurity diffusivities,
oxide growth rate, implant impurity distributions, and
segregation coefficients. As a result, implant doses and
energies may need to be altered to obtain the precise doping
profiles specified in this process.
CONCLUSIONS
An advanced CMOS process has been designed.
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